Freeform Search

Database:	US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database
	Derwent World Patents Index IBM Technical Disclosure Bulletins
Term:	(first adj2 bus) same 169 same (partition or portion or region or section or bank) same (memory or cache)
Display:	10 Documents in <u>Display Format</u> : - Starting with Number 1
Generate:	O Hit List O Hit Count O Side by Side O Image
	Search Clear Interrupt

Search History

DATE:	Sunday, April 08, 2007	Purge Queries	Printable Copy	Create Case
-------	------------------------	----------------------	----------------	-------------


	Hit	<u>Set</u>
Query		<u>Name</u>
	Count	result
•		set
PGPB, USPT, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=ADJ		
(first adj2 bus) same 169 same (partition or portion or region or section or bank) same (memory or cache)	1	<u>L70</u>
(exclusive or dedicated or private) adj3 (access or accessing)	11135	<u>L69</u>
L67 and 166	4	<u>L68</u>
(exclusive or dedicated or private) same (access or accessing)	82346	<u>L67</u>
(common or shared) adj2 137	30	<u>L66</u>
L64 and 138 and 163	71	<u>L65</u>
137 or 141	2639	<u>L64</u>
(dedicated or exclusive or private or (non adj2(shared or common))) adj4 (region or portion or section or partition or bank or access or accessing)	25831	<u>L63</u>
141 and 156	50	<u>L62</u>
L59 same 158 and 137	0	<u>L61</u>
L59 same 158	54	<u>L60</u>
125 adj5 processor adj5 (memory or cache)	135	<u>L59</u>
124 adj5 processor adj5 (memory or cache)	234	<u>L58</u>
	PGPB, USPT, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=ADJ (first adj2 bus) same 169 same (partition or portion or region or section or bank) same (memory or cache) (exclusive or dedicated or private) adj3 (access or accessing) L67 and 166 (exclusive or dedicated or private) same (access or accessing) (common or shared) adj2 137 L64 and 138 and 163 137 or 141 (dedicated or exclusive or private or (non adj2(shared or common))) adj4 (region or portion or section or partition or bank or access or accessing) 141 and 156 L59 same 158 and 137 L59 same 158 125 adj5 processor adj5 (memory or cache)	PGPB, USPT, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=ADJ (first adj2 bus) same 169 same (partition or portion or region or section or bank) same (memory or cache) (exclusive or dedicated or private) adj3 (access or accessing) L67 and 166 4 (exclusive or dedicated or private) same (access or accessing) 82346 (common or shared) adj2 137 30 L64 and 138 and 163 71 137 or 141 2639 (dedicated or exclusive or private or (non adj2(shared or common))) adj4 (region or portion or section or partition or bank or access or accessing) 141 and 156 L59 same 158 and 137 0 L59 same 158 54 125 adj5 processor adj5 (memory or cache)


<u>L57</u>	L56 same 137 same (processor or agent)	24	<u>L57</u>
<u>L56</u>	(parallel or simultaneous or concurrent) adj5 (access or accessing) adj5 (memory or cache)	3227	<u>L56</u>
<u>L55</u>	137 same 126 same 127	13	<u>L55</u>
<u>L54</u>	148 same (workload) same (processor or agent or cpu)	65	<u>L54</u>
<u>L53</u>	152 and 151	15	<u>L53</u>
<u>L52</u>	137 and 146	121	<u>L52</u>
<u>L51</u>	137 and 145	64	<u>L51</u>
<u>L50</u>	L48 same 137	43	<u>L50</u>
<u>L49</u>	L48 and 137	296	<u>L49</u>
<u>L48</u>	(partition or partitioning or allocate or allocation or allocating or divide or dividing) adj4 (memory or cache)	33468	<u>L48</u>
<u>L47</u>	137 same 132	124	<u>L47</u>
<u>L46</u>	(shared or common) adj4 (region or portion or section or partition or bank)	67718	<u>L46</u>
<u>L45</u>	(dedicated or exclusive or private or (non adj2(shared or common))) adj4 (region or portion or section or partition or bank)	13199	<u>L45</u>
<u>L44</u>	137 and 112 and 113	2	<u>L44</u>
<u>L43</u>	141 and 112 and 113	1	<u>L43</u>
<u>L42</u>	L41 and l39	0	<u>L42</u>
<u>L41</u>	711/149.ccls.	393	<u>L41</u>
<u>L40</u>	L39 and 137	0	<u>L40</u>
<u>L39</u>	132 same 112 same 113	71	<u>L39</u>
<u>L38</u>	((multi adj2 processor) or (multiple adj2 (processor or agent)))	46597	<u>L38</u>
<u>L37</u>	((multi adj2 port) or (multiple adj2 port)) adj5 (memory or cache)	2339	<u>L37</u>
<u>L36</u>	L35 and l34	5	<u>L36</u>
L35	125 same 113	8	<u>L35</u>
L34	124 same 113	. 9	L34
L33	L32 and l30	8	L33
<u>L32</u>	(partition or partitioning or allocate or allocation or allocating or divide or dividing) same (memory or cache)	105982	<u>L32</u>
<u>L31</u>	partition	361687	<u>L31</u>
<u>L30</u>	L27 and 126 and 125 and 124 and 129	12	<u>L30</u>
<u>L29</u>	113 same (memory or cache)	2244	<u>L29</u>
<u>L28</u>	L27 and 126 and 125 and 124 and 113	25	<u>L28</u>
<u>L27</u>	second adj2 (processor or agent)	40103	<u>L27</u>
<u>L26</u>	first adj2 (processor or agent)	38258	<u>L26</u>
<u>L25</u>	second adj2 bus	19990	<u>L25</u>
<u>L24</u>	first adj2 bus	19804	<u>L24</u>
<u>L23</u>	6965974.pn.	2	<u>L23</u>
<u>L22</u>	L21 and 120	4	<u>L22</u>
<u>L21</u>	bus same processor same 118	4	<u>L21</u>
<u>L20</u>	bus same processor same 117	4	<u>L20</u>

<u>L19</u>	(first adj2 bus) same processor same 117	. 0	<u>L19</u>
<u>L18</u>	second adj2 113	164	<u>L18</u>
<u>L17</u>	first adj2 113	173	<u>L17</u>
<u>L16</u>	114 same 113 same 112	12.	<u>L16</u>
<u>L15</u>	114 and 113 and 112	233	<u>L15</u>
<u>L14</u>	(dynamically or (on adj2 fly)) same (changing or altering or alter or change or partition or partitioning or allocate or allocation or allocating or divide or dividing)	61847	<u>L14</u>
<u>L13</u>	(dedicated or exclusive or private or (non adj2(shared or common))) adj4 (region or portion or section or partition)	12227	<u>L13</u>
<u>L12</u>	(shared or common) adj4 (region or portion or section or partition)	65094	<u>L12</u>
<u>L11</u>	L10 and 18	4	<u>L11</u>
<u>L10</u>	13 same processor	51	<u>L10</u>
<u>L9</u>	L8 and l3	7	<u>L9</u>
<u>L8</u>	L7 and 16	500	<u>L8</u>
<u>L7</u>	(partition or paritioned or partitioning).ti,ab.	224228	<u>L7</u>
<u>L6</u>	cache.ti,ab.	40875	<u>L6</u>
<u>L5</u>	L4 and l3	9	<u>L5</u>
<u>L4</u>	(dynamically or (on adj2 fly)) same (changing or altering or alter or change) same (partition or partitioning or allocate or allocation or region)	4258	<u>L4</u>
<u>L3</u>	11 same 12 same (memory or cache)	153	<u>L3</u>
<u>L2</u>	(shared) adj5 (partition or region or partitioning or partitioned or divide or divided or allocate or allocating or allocation)	7906	<u>L2</u>
<u>L1</u>	(exclusive or dedicated or (non adj shared) or private) adj5 (partition or region or partitioning or partitioned or divide or divided or allocate or allocating or allocation)	6653	<u>L1</u>

END OF SEARCH HISTORY

Ruby Tuesday Restaurant






RESTAURANT LOCATOR

Eisenhower Ave

210 SWAMP FOX RD ALEXANDRIA, VA 22314 US

Phone: 703-960-1600 Fax: 703-960-5016

To Go Menu



© 2007 Ruby Tuesday, Inc. All Rights Reserved.



Subscribe (Full Service) Register (Limited Service, Free) Login

Search:

The ACM Digital Library C The Guide

(memory or cache) and (partition or partitioning) and (shared)

SEARCH

Feedback Report a problem Satisfaction si

Terms used

memory or cache and partition or partitioning and shared and dedicated or exclusive or private and process.

Sort results by publication date ▼ Display results expanded form

Save results to a Binder

Try an Advanced Search Try this search in The ACM Guic

? Search Tips

Open results in a new window

Results 61 - 80 of 200 Best 200 shown

Result page: <u>previous</u> <u>1</u> <u>2</u> <u>3</u> **4** <u>5</u> <u>6</u> <u>7</u> <u>8</u> <u>9</u> <u>10</u>

Relevance scale [

61 Energy-aware design of embedded memories: A survey of technologies, architectures, and

optimization techniques

Luca Benini, Alberto Macii, Massimo Poncino

February 2003 ACM Transactions on Embedded Computing Systems (TECS), Volume 2 Issue 1

Publisher: ACM Press

Full text available: pdf(288.44 KB)

Additional Information: full citation, abstract, references, citings, index terms

Embedded systems are often designed under stringent energy consumption budgets, to limit he generation and battery size. Since memory systems consume a significant amount of energy to and to forward data, it is then imperative to balance power consumption and performance in me system design. Contemporary system design focuses on the trade-off between performance and energy consumption in processing and storage units, as well as in their interconnections. Althou memory design is as ...

Keywords: Embedded systems, embedded memories, integration, memories, nonvolatile, systems on-a-chip, volatile

62 Decentralized storage systems: Ivy: a read/write peer-to-peer file system

Athicha Muthitacharoen, Robert Morris, Thomer M. Gil, Benjie Chen December 2002 ACM SIGOPS Operating Systems Review, Volume 36 Issue SI

Publisher: ACM Press

Full text available: pdf(1.65 MB)

Additional Information: full citation, abstract, references

Ivy is a multi-user read/write peer-to-peer file system. Ivy has no centralized or dedicated components, and it provides useful integrity properties without requiring users to fully trust eith the underlying peer-to-peer storage system or the other users of the file system. An Ivy file syst consists solely of a set of logs, one log per participant. Ivy stores its logs in the DHash distribute hash table. Each participant finds data by consulting all logs, but performs modifications by appendi ...

63 Session 1: Nonatomic mutual exclusion with local spinning

James H. Anderson, Yong-Jik Kim

Proceedings of the twenty-first annual symposium on Principles of distributed July 2002 computing PODC '02

Publisher: ACM Press

Full text-available: pdf(1.12 MB)

Additional Information: full citation, abstract, references, citings

We present an *N*-process local-spin mutual exclusion algorithm, based on nonatomic reads and writes, in which each process performs $\Theta(\log N)$ remote memory references to enter and exit it critical section. No atomic read/write algorithm with better asymptotic worst-case time complex currently known. This suggests that atomic memory is *not* fundamentally required if one is inter in *worst-case* time complexity. The same cannot be said if one is interested ...

64 The state of the art in locally distributed Web-server systems

Valeria Cardellini, Emiliano Casalicchio, Michele Colajanni, Philip S. Yu June 2002 ACM Computing Surveys (CSUR), Volume 34 Issue 2

Publisher: ACM Press

Full text available: pdf(1.41 MB)

Additional Information: full citation, abstract, references, citings, index terms

The overall increase in traffic on the World Wide Web is augmenting user-perceived response tir from popular Web sites, especially in conjunction with special events. System platforms that do replicate information content cannot provide the needed scalability to handle large traffic volum and to match rapid and dramatic changes in the number of clients. The need to improve the performance of Web-based services has produced a variety of novel content delivery architectur. This article w ...

Keywords: Client/server, World Wide Web, cluster-based architectures, dispatching algorithms distributed systems, load balancing, routing mechanisms

65 On balancing the load in a clustered web farm

Joel L. Wolf, Philip S. Yu

November 2001 ACM Transactions on Internet Technology (TOIT), Volume 1 Issue 2

Publisher: ACM Press

Full text available: pdf(612.40 KB)

Additional Information: full citation, abstract, references, citings, index terms

In this article we propose a novel, yet practical, scheme which attempts to optimally balance the on the servers of a clustered Web farm. The goal in solving this performance problem is to achieve minimal average response time for customer requests, and thus ultimately achieve maximal customer throughput. The article decouples the overall problem into two related but distinct mathematical subproblems, one static and one dynamic. We believe this natural decoupling is o the major contrib ...

Keywords: Clustered Web farms, combinatorial optimization, load balancing, resource allocatic problems

66 Computing curricula 2001

September 2001 Journal on Educational Resources in Computing (JERIC)

Publisher: ACM Press

Full text available: pdf(613.63 KB) ftml(2.78 KB)

Additional Information: full citation, references, citings, index terms

67 Parallel execution of prolog programs: a survey

Gopal Gupta, Enrico Pontelli, Khayri A.M. Ali, Mats Carlsson, Manuel V. Hermenegildo
July 2001 ACM Transactions on Programming Languages and Systems (TOPLAS), Volume 2

Publisher: ACM Press


Full text available: pdf(1.95 MB)

Additional Information: full citation, abstract, references, citings, index terms

Since the early days of logic programming, researchers in the field realized the potential for exploitation of parallelism present in the execution of logic programs. Their high-level nature, the presence of nondeterminism, and their referential transparency, among other characteristics, melogic programs interesting candidates for obtaining speedups through parallel execution. At the time, the fact that the typical applications of logic programming frequently involve irregular computatio ...

Keywords: Automatic parallelization, constraint programming, logic programming, parallelism, prolog

68 Multiplex: unifying conventional and speculative thread-level parallelism on a chip-



Chong-Liang Ooi, Seon Wook Kim, Il Park, Rudolf Eigenmann, Babak Falsafi, T. N. Vijaykumar June 2001 Proceedings of the 15th international conference on Supercomputing ICS '01

Publisher: ACM Press

Full text available: pdf(155.15 KB)

Additional Information: full citation, abstract, references, citings, index terms

Recent proposals for Chip Multiprocessors (CMPs) advocate speculative, or implicit, threading in which the hardware employs prediction to peel off instruction sequences (i.e., implicit threads) the sequential execution stream and speculatively executes them in parallel on multiple process cores. These proposals augment a conventional multiprocessor, which employs explicit threadin with the ability to handle implicit threads. Current proposals focus on only implicitly-threaded α se ...

69 Data and memory optimization techniques for embedded systems

P. R. Panda, F. Catthoor, N. D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vandercappelle, Kjeldsberg

April 2001 ACM Transactions on Design Automation of Electronic Systems (TODAES), Volur Issue 2

Publisher: ACM Press

Full text available: pdf(339.91 KB) Additional Information: full citation, abstract, references, citings, index terms

We present a survey of the state-of-the-art techniques used in performing data and memory-re optimizations in embedded systems. The optimizations are targeted directly or indirectly at the memory subsystem, and impact one or more out of three important cost metrics: area, perform and power dissipation of the resulting implementation. We first examine architecture-independe optimizations in the form of code transoformations. We next cover a broad spectrum of optimizations.

Keywords: DRAM, SRAM, address generation, allocation, architecture exploration, code transformation, data cache, data optimization, high-level synthesis, memory architecture customization, memory power dissipation, register file, size estimation, survey

70 Accelerating shared virtual memory via general-purpose network interface support

Angelos Bilas, Dongming Jiang, Jaswinder Pal Singh

February 2001 ACM Transactions on Computer Systems (TOCS), Volume 19 Issue 1

Publisher: ACM Press

Full text available: pdf(178.88 KB) Additional Information: full citation, abstract, references, index terms, review

Clusters of symmetric multiprocessors (SMPs) are important platforms for high-performance computing. With the success of hardware cache-coherent distributed shared memory (DSM), a I effort has also been made to support the coherent shared-address-space programming model ir software on clusters. Much research has been done in fast communication on clusters and in protocols for supporting software shared memory across them. However, the performance of software virtual memory (SVM) is sti ...

Keywords: applications, clusters, shared virtual memory, system area networks

71 Cache investment: integrating guery optimization and distributed data placement

Donald Kossmann, Michael J. Franklin, Gerhard Drasch, Wig Ag

December 2000 ACM Transactions on Database Systems (TODS), Volume 25 Issue 4

Publisher: ACM Press

Full text available: pdf(210.67 KB)

Additional Information: full citation, abstract, references, citings, index terms

Emerging distributed query-processing systems support flexible execution strategies in which ea query can be run using a combination of data shipping and query shipping. As in any distributed environment, these systems can obtain tremendous performance and availability benefits by employing dynamic data caching. When flexible execution and dynamic caching are combined, however, a circular dependency arises: Caching occurs as a by-product of query operator placer but query operator pl ...

Keywords: cache investment, caching, client-server database systems, data shipping, dynamic placement, query optimization, query shipping

72 Parallel shared-memory simulator performance for large ATM networks

Brian Unger, Zhonge Xiao, John Cleary, Jya-Jang Tsai, Carey Williamson

October 2000 ACM Transactions on Modeling and Computer Simulation (TOMACS), Volume 10

Publisher: ACM Press

Full text available: pdf(223.11 KB)

Additional Information: full citation, abstract, references, citings, index terms review

A performance comparison between an optimistic and a conservative parallel simulation kernel i presented. Performance of the parallel kernels is also compared to a central-event-list sequentia kernel. A spectrum of ATM network and traffic scenarios representative of those used by ATM networking researchers are used for the comparison. Experiments are conducted with a cell-leve ATM network simulator and an 18-processor SGI PowerChallenge shared-memory multiprocessor The resul ...

Keywords: ATM network modeling, conservative synchronization, optimistic synchronization, p discrete event simulation, time warp

73 Comparative study of page-based and segment-based software DSM through compiler



optimization

Junpei Niwa, Takashi Matsumoto, Kei Hiraki

May 2000 Proceedings of the 14th international conference on Supercomputing ICS '00

Publisher: ACM Press

Full text available: pdf(1.22 MB)

Additional Information: full citation, abstract, references, index terms

The experimental results clearly show that the performance of ADSM scheme is limited by the communication of unnecessary data, while that of the UDSM scheme is limited by the instrumentation overhead. The UDSM scheme reduces transmission of unnecessary data and automatically prevents the severe false sharing at fetch-on-write, which is the problem in the pa based scheme.

74 Multigrain shared memory

Donald Yeung, John Kubiatowicz, Anant Agarwal

May 2000 ACM Transactions on Computer Systems (TOCS), Volume 18 Issue 2

Publisher: ACM Press

Additional Information: full citation, abstract, references, citings, index terms

Full text available: pdf(369.18 KB)

review

Parallel workstations, each comprising tens of processors based on shared memory, promise confective scalable multiprocessing. This article explores the coupling of such small- to medium-s shared-memory multiprocessors through software over a local area network to synthesize large shared-memory systems. We call these systems Distributed Shared-memory MultiProcessors (DSMPs). This article introduces the design of a shared-memory system that uses multiple granularities of sharing, ca ...

Keywords: distributed memory, symmetric multiprocessors, system of systems

75 Piranha: a scalable architecture based on single-chip multiprocessing

Luiz André Barroso, Kourosh Gharachorloo, Robert McNamara, Andreas Nowatzyk, Shaz Qadeer, Baroo, Scott Smith, Robert Stets, Ben Verghese

May 2000 ACM SIGARCH Computer Architecture News, Proceedings of the 27th annual international symposium on Computer architecture ISCA '00, Volume 28 Issue 2

Publisher: ACM Press

Full text available: pdf(191.10 KB)

Additional Information: full citation, abstract, references, citings, index terms

The microprocessor industry is currently struggling with higher development costs and longer detimes that arise from exceedingly complex processors that are pushing the limits of instruction-parallelism. Meanwhile, such designs are especially ill suited for important commercial applications such as on-line transaction processing (OLTP), which suffer from large memory stall times and exhibit little instruction-level parallelism. Given that commercial applications constitute by fa ...

76 System-level power optimization: techniques and tools

Luca B

Luca Benini, Giovanni de Micheli

April 2000 ACM Transactions on Design Automation of Electronic Systems (TODAES), Volur Issue 2

Publisher: ACM Press

Full text available: pdf(385.22 KB)

Additional Information: full citation, abstract, references, citings, index terms

This tutorial surveys design methods for energy-efficient system-level design. We consider elect sytems consisting of a hardware platform and software layers. We consider the three major constituents of hardware that consume energy, namely computation, communication, and stora units, and we review methods of reducing their energy consumption. We also study models for analyzing the energy cost of software, and methods for energy-efficient software design and compilation. This survery ...

77 Atomic heap transactions and fine-grain interrupts

Olin Shivers, James W. Clark, Roland McGrath
September 1999 ACM STGPI AN Notices Pro

September 1999 ACM SIGPLAN Notices, Proceedings of the fourth ACM SIGPLAN internatio conference on Functional programming ICFP '99, Volume 34 Issue 9

Publisher: ACM Press

Full text available: pdf(1.45 MB)

Additional Information: full citation, abstract, references, citings, index terms

Languages such as Java, ML, Scheme, and Haskell provide automatic storage management, tha garbage collection. The two fundamental operations performed on a garbage-collected heap are "allocate" and "collect." Because the heap is in an inconsistent state during these operations, th must be performed atomically. Otherwise, a heap client might access the heap during a time whits fundamental invariants do not hold, corrupting the heap. Standard techniques for providing the atomicity guaran ...

78 Ace: a language for parallel programming with customizable protocols

Mukund Raghavachari, Anne Rogers

August 1999 ACM Transactions on Computer Systems (TOCS), Volume 17 Issue 3

Publisher: ACM Press

Additional Information: full citation, abstract, references, index terms, review Full text available: pdf(297.50 KB)

Customizing the protocols that manage accesses to different data structures within an application improve the performance of software shared-memory programs substantially. Existing systems using customizable protocols are hard to use directly because the mechanisms they provide for manipulating protocols are low-level ones. This article is an in-depth study of the issues involve providing language support for application-specific protocols. We describe the design and implementat ...

Keywords: parallel processing

79 Compile/run-time support for threaded MPI execution on multiprogrammed shared memon

machines

Hong Tang, Kai Shen, Tao Yang

May 1999 ACM SIGPLAN Notices, Proceedings of the seventh ACM SIGPLAN symposium Principles and practice of parallel programming PPoPP '99, Volume 34 Issue 8

Publisher: ACM Press

Full text available: pdf(1.54 MB) Additional Information: full citation, abstract, references, citings, index terms

MPI is a message-passing standard widely used for developing high-performance parallel applications. Because of the restriction in the MPI computation model, conventional implementa on shared memory machines map each MPI node to an OS process, which suffers serious performance degradation in the presence of multiprogramming, especially when a space/time sl policy is employed in OS job scheduling. In this paper, we study compile-time and run-time sup for MPI by using threads and dem ...

80 Thread scheduling for out-of-core applications with memory server on multicomputers

Yuanyuan Zhou, Limin Wang, Douglas W. Clark, Kai Li

May 1999 Proceedings of the sixth workshop on I/O in parallel and distributed systems **IOPADS '99**


Publisher: ACM Press

Full text available: pdf(861.70 KB) Additional Information: full citation, references, index terms

Results 61 - 80 of 200 Result page: <u>previous</u> <u>1</u> <u>2</u> <u>3</u> **4** <u>5</u> <u>6</u> <u>7</u> <u>8</u> <u>9</u> <u>10</u> n€

> The ACM Portal is published by the Association for Computing Machinery. Copyright @ 2007 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

> D Real Player Useful downloads: Adobe Acrobat QuickTime Windows Media Player



Searching for (memory or cache) and (partition or partitioning) and shared and (dedicated or exclusive or private) and processor.

Restrict to: Header Title Order by: Expected citations Hubs Usage Date Try: Google (CiteSeer)

Google (Web) Yahoo! MSN CSB DBLP

269 documents found. Order: number of citations.

Shared Memory Consistency Models: A Tutorial - Adve, Gharachorloo (1995) (Correct) (163 citations) E M B E R 1 9 9 5 WRL Research Report 95/7 **Shared Memory** Consistency Models: A Tutorial Sarita V. Adve casaturn.kaist.ac.kr/~sikang/course/CS614/AG95.ps.gz

One or more of the query terms is very common - only partial results have been returned. Try <u>Google</u> (<u>CiteSeer</u>).

The Network Architecture of the Connection Machine CM-5 - Leiserson, Abuhamdeh.. (1994) (Correct) (162 citations)

like many MIMD machines, the CM-5 is a distributed **memory** machine (as opposed to **shared memory** machine 16.

1986. 6] M. Dubois and S. Thakkar, editors. **Cache** Architectures in Tightly Coupled Multiprocessors. errors. The system operates as one or more user **partitions**. Each **partition** consists of a control www.ifi.uio.no/~oddvar/bib/papers/Lei+92.ps

The DASH Prototype: Logic Overhead and Performance - Lenoski, Laudon, Joe.. (1993) (Correct) (92 citations)

is that it is feasible to build large-scale **shared-memory** multiprocessors with hardware **cache** coherence. www-flash.stanford.edu/pub/flash/TPDS93.ps.Z

Speculative Versioning Cache - Gopal (1998) (Correct) (67 citations)

execution of a sequential program. Such ambiguous **memory** dependences can be overcome by **memory** dependence

Speculative Versioning **Cache** Sridhar Gopal y T.N.Vijaykumar James E. ftp.cs.wisc.edu/sohi/papers/1998/hpca.svc.ps.gz

Adaptive Parallelism and Piranha - Carriero, Freeman, Gelernter.. (1995) (Correct) (60 citations) space is a virtual **shared**, associative, object **memory** accessible to all nodes within a parallel user jobs are statically assigned to some **partition**. But there are problems with this approach. If demands that tend to be imposed at most sites on **shared** resources. Further, cheap hardware, economies of ftp.cs.yale.edu/WWW/HTML/YALE/CS/Linda/papers/shortp.ps

<u>Techniques for Reducing Consistency-Related.. - Carter, Bennett.. (1993) (Correct) (59 citations)</u> Communication in Distributed **Shared Memory** Systems John B. Carter, John K. Bennett and mancos.cs.utah.edu/papers/munin.ps.Z

Synthesis and Simulation of Digital Systems...- Gupta, Coelho, Jr.. (1992) (Correct) (55 citations)
Tasks, And It Is Not Yet An Automated Tool. Asic **Memory** MI Program User Data Interface Buffer description as input. The input system model is **partition**ed into hardware and software components based description as input. The input system model is **partition**ed into hardware and software components based on akebono.stanford.edu/users/coelho/papers/dac-92.ps.gz

Converting Thread-Level Parallelism to.. - Lo, Eggers, Emer.. (1997) (Correct) (43 citations) parallelism or multithreading: interference in the **memory** system and branch prediction hardware. We find threads cause interthread interference in the **caches** and place greater demands on the **memory** system, www.cs.washington.edu/research/smt/papers/tlp2ilp.final.ps

<u>Thread Scheduling for Multiprogrammed Multiprocessors - Arora, Blumofe, Plaxton (1998) (Correct) (41 citations)</u>

present a user-level thread scheduler for **shared-memory** multiprocessors, and we analyze its performance in particular those that employ static space **partition**ing [13, 26] or coscheduling [15, 26, 29]they

in particular those that employ static space **partition**ing [13, 26] or coscheduling [15, 26, 29]they do www.cs.utexas.edu/users/rdb/papers/SPAA98.ps.gz

<u>Dynamic Coscheduling on Workstation Clusters - Patrick Sobalvarro (1998) (Correct) (40 citations)</u> access to input/output devices ffl coordinated **memory** management ffl efficient parallel computing with coscheduling and process control (dynamic space-**partition**ing) performed similarly in the experiments coscheduling and process control (dynamic space-**partition**ing) performed similarly in the experiments www-csag.ucsd.edu/papers/csag/external/fmdcs-sosp97.ps

Robust Partitioning Policies of Multiprocessor Systems - Rosti, Smirni, Dowdy.. (1993) (Correct) (40 citations) to the underlying hardware platform. In **shared memory** environments, dynamic schemes may be possible Robust **Partition**ing Policies of Multiprocessor Systems E. Robust **Partition**ing Policies of Multiprocessor Systems E. Rosti www.cs.wm.edu/~esmirni/docs/perfeval.ps.gz

Scheduling Large-Scale Parallel Computations on Networks of.. - Blumofe (1994) (Correct) (34 citations) following goals: 1. Preserve communications and **memory** locality. 2. Accommodate dynamic parallelism. the overhead incurred by network communication, **cache** misses, and page faults becomes ever more its **processors** into a small number of fixedsize **partitions**. Each **partition** is run either in **dedicated** www.cs.utexas.edu/users/rdb/papers/HPDC94.ps.gz

Paging Tradeoffs in Distributed-Shared-Memory.. - Burger, Hyder, Miller, Wood (1994) (Correct) (33 citations)
Paging Tradeoffs In Distributed-Shared-Memory Multiprocessors Douglas C. Burger And Rahmat
ftp.cs.wisc.edu/wwt/jsc96_paging.ps

Coordinated Checkpointing-Rollback Error Recovery for.. - Janakiraman, Tamir (1994) (Correct) (32 citations) Error Recovery for Distributed **Shared Memory** Multicomputers G. Janakiraman and Yuval Tamir where **memory** is physically distributed, using **cache** coherency protocols [3, 11, 13]The reliability tasks simultaneously. Unique task identifiers **partition** the total virtual system space into disjoint ftp.cs.ucla.edu/tech-report/94-reports/940027.ps.Z

Efficient Support for Multicomputing on ATM Networks - Thekkath, Levy, Lazowska (1993) (Correct) (31 citations)

communication model based on the notion of remote **memory** access. Applications executing on one host can I/O bus, using network interfaces connected to the **cache** bus instead, as is done in **dedicated** have favored simpler models that involve **partition**ing data among **processors** and more direct ftp.cs.washington.edu/tr/1993/04/UW-CSE-93-04-03.PS.Z

Parallel Job Scheduling: Issues and Approaches - Feitelson, Rudolph (1995) (Correct) (26 citations) of much larger aggregate cache capacity, physical memory size, and I/O bandwidth. Of course, when an shorter time, and make use of much larger aggregate cache capacity, physical memory size, and I/O are to use a global queue, use variable partitioning, use dynamic partitioning, and use gang www.cs.huji.ac.il/~feit/parsched/p-95-1.ps.gz

First 20 documents Next 20

Try your query at: Google (CiteSeer) Google (Web) Yahoo! MSN CSB DBLP

CiteSeer.IST - Copyright Penn State and NEC



Home | Login | Logout | Access Information | Alerts |

IEEE	. XPIORE®		Welcome United States Pa	atent and Trader	nark Office	
Search Res	sults		BROWSE	SEARCH	IEEE XPLORE GU	JIDE
priv" Your search	"(((memory or cache) and n matched 12 of 1540244 do n of 100 results are displayed	ocuments.				⊠ e-mail
» Search O _l	otions					
View Session	on History	Modify	Search			
New Search	<u>h</u>		ory or cache) and (partition or p		ared) and (dedicated or ex	Search.
		I_J Ch	eck to search only within this	s results set		
» Other Res (Available F	sources for Purchase)	Display	y Format: © Citation	Citation & Ab	stract	
Performance Computer A by Krishna, Paperback, View All 1	ce Modeling for Architects C. M.; Edition: 1	V	. Customized on-chip me Ozturk, O.; Kandemir, M.; Design Automation Confe Pacific Volume 2, 18-21 Jan. 20 Digital Object Identifier 10	Chen, G.; Irwin, rence, 2005. Pro 05 Page(s):743 - 0.1109/ASPDAC.2	M.J.; Karakoy, M.; ceedings of the ASP-DA 748 Vol. 2 2005.1466448	
» Кеу			AbstractPlus Full Text: F Rights and Permissions	<u>PDF(</u> 381 KB) IE	EE CNF	
IEEE JNL IET JNL IEEE CNF IET CNF IEEE STD	IEEE Journal or Magazine IET Journal or Magazine IEEE Conference Proceeding IET Conference Proceeding IEEE Standard	□ ²	2. A hierarchical processo systems Dandamudi, S.P.; Thyaga High Performance Compu 18-21 Dec. 1997 Page(s) Digital Object Identifier 10 AbstractPlus Full Text: F Rights and Permissions	ıraj, T.K.; uting, 1997. Proce :218 - 223).1109/HIPC.1997	eedings. Fourth Internati 7.634496	
	·		Dandamudi, S.P.; Yu, H.; Parallel Processing Symposis March-3 April 1998 Pa Digital Object Identifier 10 AbstractPlus Full Text: Fights and Permissions	oosium, 1998, 199 osium on Parallel ge(s):403 - 409 0.1109/IPPS.1998	98 IPPS/SPDP. Proceed and Distributed Process 8.669948	lings of the I
			J. Multi-level on-chip mem Ozturk, O.; Kandemir, M.			nip multipro

Volume 1, 12-15 July 2006 Page(s):8 pp. Digital Object Identifier 10.1109/ICPADS.2006.66 AbstractPlus | Full Text: PDF(368 KB) IEEE CNF

Parallel and Distributed Systems, 2006. ICPADS 2006. 12th International Conf

Rights and Permissions

5. Compositional, efficient caches for a chip multi-processor

	Molnos, A.M.; Heijligers, M.J.M.; Cotofana, S.D.; van Eijndhoven, J.T.J.; <u>Design, Automation and Test in Europe, 2006. DATE '06. Proceedings</u> Volume 1, 6-10 March 2006 Page(s):1 - 6 <u>AbstractPlus</u> Full Text: <u>PDF(296 KB)</u> IEEE CNF <u>Rights and Permissions</u>
	6. Iteration Partitioning for Resolving Stride Conflicts on Cache-Coherent M Karen A. Tomko; Santosh G. Abraham; Parallel Processing, 1993. ICPP 1993 Volume 2. International Conference on Volume 2, Aug. 1993 Page(s):95 - 102 Digital Object Identifier 10.1109/ICPP.1993.107 AbstractPlus Full Text: PDF(1499 KB) IEEE CNF Rights and Permissions
	7. A combined method for maintaining large indices in multiprocessor multi-environments Matsliach, G.; Shmueli, O.; Knowledge and Data Engineering, IEEE Transactions on Volume 6, Issue 3, June 1994 Page(s):479 - 496 Digital Object Identifier 10.1109/69.334867 AbstractPlus Full Text: PDF(1608 KB) IEEE JNL Rights and Permissions
	8. OpenMP Directive Extension for BlackFin 561 Dual Core Processor Hee Seo; Seon Wook Kim; Computer and Information Technology, 2006. CIT '06. The Sixth IEEE Internat on Sept. 2006 Page(s):49 - 49 Digital Object Identifier 10.1109/CIT.2006.131 AbstractPlus Full Text: PDF(720 KB) IEEE CNF Rights and Permissions
	9. Implementing malleability on MPI jobs Utrera, G.; Corbalan, J.; Labarta, J.; Parallel Architecture and Compilation Techniques, 2004. PACT 2004. Proceed International Conference on 29 Sept3 Oct. 2004 Page(s):215 - 224 Digital Object Identifier 10.1109/PACT.2004.1342555 AbstractPlus Full Text: PDF(289 KB) IEEE CNF Rights and Permissions
	10. ETA: experience with an Intel Xeon processor as a packet processing en Regnier, G.; Minturn, D.; McAlpine, G.; Saletore, V.A.; Foong, A.; Micro, IEEE Volume 24, Issue 1, JanFeb. 2004 Page(s):24 - 31 Digital Object Identifier 10.1109/MM.2004.1268989 AbstractPlus References Full Text: PDF(267 KB) IEEE JNL Rights and Permissions
□ .	11. Platform-based design from parallel C specifications Auge, I.; Petrot, F.; Donnet, F.; Gomez, P.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction Volume 24, Issue 12, Dec. 2005 Page(s):1811 - 1826 Digital Object Identifier 10.1109/TCAD.2005.852431 AbstractPlus Full Text: PDF(816 KB) IEEE JNL Rights and Permissions
	12. Implementing MPI under AP/Linux Sitsky D : Mackerras P : Tridgell A : Walsh D

MPI Developer's Conference, 1996. Proceedings., Second
1-2 July 1996 Page(s):32 - 39
Digital Object Identifier 10.1109/MPIDC.1996.534092

AbstractPlus | Full Text: PDF(536 KB) IEEE CNF
Rights and Permissions

Indexed by Inspec*

Help Contact Us Privacy &:

© Copyright 2006 IEEE -



Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

	-	0		D	14	
- 1	ш	Sea	rcn	Res	uits	

Search Res	ults		BROW	SE	SEARCH	IEEE XPLO	RE GUIDE
alloc" Your search	"(((memory or cache) and (on matched 111 of 1540244 does not	cuments.					⊠ е-таіl
» Search Op	otions	Modify S	Search .				
View Session	on History	(((memor	y or cache) and (d	lynamic or dyn	amically) and	(partition or partition)	ng or alld Search
New Search	ב	☐ Che	ck to search only	within this re	esults set		
		Display	Format:	Citation O	Citation &	Abstract .	•
» Key							
IEEE JNL	IEEE Journal or Magazine	√ view s	elected items	Select All	Deselect A	<u> </u>	View: 1-25 <u>26-5</u>
IET JNL	IET Journal or Magazine	□ 1.	Data caches in	n multitaskin	ια hard real	-time systems	
IEEE CNF	IEEE Conference Proceeding	1)	Vera, X.; Lisper	r, B.; Jingling	Xue;	RTSS 2003, 24th IE	:CC
IET CNF	IET Conference Proceeding		2003 Page(s):1 Digital Object to	54 - 165			<u> </u>
IEEE STD	IEEE Standard		AbstractPlus F	Full Text: PDF			
·		2.	Lysecky, R.; Va	ahid, F.; ation and Tes 20 Feb. 2004 dentifier 10.1 Full Text: <u>PDI</u>	st in Europe Page(s):48 109/DATE.2	004.1268892	
		3.	Alameldeen, A.	R.; Wood, D. itecture, 2004 04 Page(s):21 dentifier 10.1 Full Text: <u>PDI</u>	.A.; <u>4. Proceedir</u> 12 - 223 109/ISCA.20		
		<u> </u>	Affinity sched Subramaniam, Supercomputin 14-18 Nov. 199 Digital Object to AbstractPlus F Rights and Per	S.; Eager, D. g '94. Proces 4 Page(s):21 dentifier 10.1 -ull Text: <u>PDI</u>	L.; edings 14 - 226 109/SUPER	C.1994.344281	
		5.	Yong Yan; Xiao	odong Zhang	; Zhao Zhan	echnique for localit 19; . 1998 International	

10-14 Aug. 1998 Page(s):189 - 196

Digital Object Identifier 10.1109/ICPP.1998.708484

AbstractPlus | Full Text: PDF(96 KB) | IEEE CNF Rights and Permissions 6. On dynamic speculative thread partitioning and the MEM-slicing algorithm Codrescu, L.; Wills, D.S.; Parallel Architectures and Compilation Techniques, 1999. Proceedings. 1999 I Conference on 12-16 Oct. 1999 Page(s):40 - 46 Digital Object Identifier 10.1109/PACT.1999.807404 AbstractPlus | Full Text: PDF(112 KB) IEEE CNF Rights and Permissions 7. Hardware support for real-time embedded multiprocessor system-on-a-cl management Shalan, M.; Mooney, V.J., III; Hardware/Software Codesign, 2002. CODES 2002. Proceedings of the Tenth I Symposium on 6-8 May 2002 Page(s):79 - 84 Digital Object Identifier 10.1109/CODES.2002.1003605 AbstractPlus | Full Text: PDF(438 KB) IEEE CNF Rights and Permissions 8. Dynamic partitioning of processing and memory resources in embedded architectures Xue, L.; Ozturk, O.; Li, F.; Kandemir, M.; Kolcu, I.; Design, Automation and Test in Europe, 2006. DATE '06. Proceedings Volume 1, 6-10 March 2006 Page(s):6 pp. AbstractPlus | Full Text: PDF(184 KB) | IEEE CNF Rights and Permissions 9. Energy-efficient physically tagged caches for embedded processors with Petrov, P.: Tracy, D.: Orailoglu, A.: Design Automation Conference, 2005. Proceedings. 42nd 13-17 June 2005 Page(s):17 - 22 AbstractPlus | Full Text: PDF(456 KB) IEEE CNF Rights and Permissions 10. Fair cache sharing and partitioning In a chip multiprocessor architecture Kim, S.; Chandra, D.; Solihin, Y.; Parallel Architecture and Compilation Techniques, 2004. PACT 2004. Proceed International Conference on 29 Sept.-3 Oct. 2004 Page(s):111 - 122 Digital Object Identifier 10.1109/PACT.2004.1342546 AbstractPlus | Full Text: PDF(442 KB) | IEEE CNF Rights and Permissions 11. Dynamic scheduling strategies for shared-memory multiprocessors Hamidzadeh, B.; Lilja, D.J.; Distributed Computing Systems, 1996., Proceedings of the 16th International (27-30 May 1996 Page(s):208 - 215 Digital Object Identifier 10.1109/ICDCS.1996.507918 AbstractPlus | Full Text: PDF(764 KB) IEEE CNF Rights and Permissions 12. Energy-efficient cache architecture for multimedia applications Chia-Lin Yang; Chien-hao Lee; Hung-Wei Tseng; Emerging Information Technology Conference, 2005. 15-16 Aug. 2005 Page(s):2 pp. Digital Object Identifier 10.1109/EITC.2005.1544355

AbstractPlus | Full Text: PDF(104 KB) IEEE CNF Rights and Permissions 13. A Reconfigurable Cache Architecture for Object-Oriented Embedded Sys Modarressi, M.; Hessabi, S.; Goudarzi, M.; Electrical and Computer Engineering, Canadian Conference on May 2006 Page(s):959 - 962 Digital Object Identifier 10.1109/CCECE.2006.277819 AbstractPlus | Full Text: PDF(95 KB) IEEE CNF Rights and Permissions 14. Performance sensitivity of space-sharing processor scheduling in distrik multicomputers Dandamudi, S.P.; Yu, H.; Parallel Processing Symposium, 1998. 1998 IPPS/SPDP. Proceedings of the I International...and Symposium on Parallel and Distributed Processing 1998 30 March-3 April 1998 Page(s):403 - 409 Digital Object Identifier 10.1109/IPPS.1998.669948 AbstractPlus | Full Text: PDF(728 KB) IEEE CNF Rights and Permissions 15. Memory management techniques for time warp on a distributed memory Preiss, B.R.; Loucks, W.M.; Parallel and Distributed Simulation, 1995. (PADS'95), Proceedings., Ninth Wol No.95TB8096) 14-16 June 1995 Page(s):30 - 39 Digital Object Identifier 10.1109/PADS.1995.404319 AbstractPlus | Full Text: PDF(724 KB) IEEE CNF Rights and Permissions 16. Layout-driven memory synthesis for embedded systems-on-chip Benini, L.; Macchiarulo, L.; Macii, A.; Poncino, M.; Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 10, Issue 2, April 2002 Page(s):96 - 105 Digital Object Identifier 10.1109/92.994985 AbstractPlus | References | Full Text: PDF(301 KB) | IEEE JNL Rights and Permissions 17. Custom design of multi-level dynamic memory management subsystem i Mamagkakis, S.; Atienza, D.; Poucet, C.; Catthoor, F.; Soudris, D.; Mendias, J Signal Processing Systems, 2004. SIPS 2004. IEEE Workshop on 2004 Page(s):170 - 175 Digital Object Identifier 10.1109/SIPS.2004.1363044 AbstractPlus | Full Text: PDF(411 KB) IEEE CNF Rights and Permissions 18. Hardware-based methods for maintaining cache coherency in a multipro-Jones, J.; Haggard, R.L.; System Theory, 1998. Proceedings of the Thirtieth Southeastern Symposium of 8-10 March 1998 Page(s):549 - 553 Digital Object Identifier 10.1109/SSST.1998.660134 AbstractPlus | Full Text: PDF(524 KB) IEEE CNF Rights and Permissions 19. Memory-centric architectures: why and perhaps what Burger, D.; Goodman, J.R.; Innovative Architecture for Future Generation High-Performance Processors a

22-24 Oct. 1997 Page(s):92

AbstractPlus | Full Text: PDF(100 KB) IEEE CNF Rights and Permissions 20. Task Partitioning Oriented Architecture Exploration Method for Dynamic **Architectures** Taniguchi, I.; Ueda, K.; Sakanushi, K.; Takeuchi, Y.; Imai, M.; Very Large Scale Integration, 2006 IFIP International Conference on Oct. 2006 Page(s):290 - 295 Digital Object Identifier 10.1109/VLSISOC.2006.313249 AbstractPlus | Full Text: PDF(495 KB) | IEEE CNF Rights and Permissions 21. Microarchitectural wire management for performance and power in partit Balasubramonian, R.; Muralimanohar, N.; Ramani, K.; Venkatachalapathy, V.; High-Performance Computer Architecture, 2005. HPCA-11. 11th International 12-16 Feb. 2005 Page(s):28 - 39 Digital Object Identifier 10.1109/HPCA.2005.21 AbstractPlus | Full Text: PDF(208 KB) IEEE CNF Rights and Permissions 22. Reducing transitions on memory buses using sector-based encoding tec Aghaghiri, Y.; Fallah, F.; Pedram, M.; Low Power Electronics and Design, 2002. ISLPED '02. Proceedings of the 200 Symposium on 2002 Page(s):190 - 195 AbstractPlus | Full Text: PDF(773 KB) IEEE CNF Rights and Permissions 23. Software-controlled cache architecture for energy efficiency П Chia-Lin Yang; Hung-Wei Tseng; Chia-Chiang Ho; Ja-Ling Wu; Circuits and Systems for Video Technology, IEEE Transactions on Volume 15, Issue 5, May 2005 Page(s):634 - 644 Digital Object Identifier 10.1109/TCSVT.2005.846444 AbstractPlus | References | Full Text: PDF(1040 KB) | IEEE JNL Rights and Permissions 24. From architecture to layout: partitioned memory synthesis for embedded Benini, L.; Macchiarulo, L.; Macii, A.; Poncino, M.; Design Automation Conference, 2001. Proceedings 2001 Page(s):784 - 789 AbstractPlus | Full Text: PDF(636 KB) IEEE CNF Rights and Permissions 25. Performance analysis and prediction of processor scheduling strategies multiprogrammed shared-memory multiprocessors Yue, K.K.; Lilja, D.J.; Parallel Processing, 1996., Proceedings of the 1996 International Conference Volume 3, 12-16 Aug. 1996 Page(s):70 - 78 vol.3 Digital Object Identifier 10.1109/ICPP.1996.538561 AbstractPlus | Full Text: PDF(804 KB) | IEEE CNF Rights and Permissions

Digital Object Identifier 10.1109/IWIA.1997.670413

View: 1-25 | 26-5

indexed by inspec*

Help Contact Us Privacy & :

© Copyright 2006 IEEE -